



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/047,772	01/15/2002	Russel A. Martin	594728109US	5077

25096 7590 06/24/2004

PERKINS COIE LLP  
PATENT-SEA  
P.O. BOX 1247  
SEATTLE, WA 98111-1247

EXAMINER
----------

NGUYEN, JENNIFER T

ART UNIT	PAPER NUMBER
----------	--------------

2674

DATE MAILED: 06/24/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

3

## Office Action Summary

Application No.

10/047,772

Applicant(s)

MARTIN, RUSSEL A.

Examiner

Jennifer T Nguyen

Art Unit

2674

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 15 January 2002.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-42 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-42 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

### DETAILED ACTION

1. This Office action is responsive to amendment filed 04/26/2004.

#### *Claim Rejections - 35 USC § 103*

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-42 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brown Elliott et al. (Pub. No.: US 2003/0117423) in view of Senda et al. (Pub. No.: US 2002/0047822 A1).

Regarding claims 1, 13, 17, 19, 20, 30, and 39, referring to Figs. 3-6, 11A and 11B, Brown Elliott teaches a pixel display circuit (20) comprising: a pixel matrix (21), the pixel matrix (21) having a first pixel (24) component corresponding to a first color (R), a second pixel (26) component corresponding to a second color (G), a third pixel (22) component corresponding to a third color (B), a fourth pixel (24) component corresponding to the first color (R), and a fifth pixel (26) component corresponding to the second color (G), each of the pixel components being coupled to a charge storage device (i.e., sample/hold capacitor) and an associated switching device (i.e., transistor) to control activation of each selection of the pixel components (paragraphs [0040], [0041], and [0044]-[0045]).

Brown Elliott differs from claims 1, 13, 17, 19, 20, 30, and 39 in that he does not specifically teach each charge storage device receiving a pulse from a previous line prior to activation of the associated switching device. However, referring to Fig. 1, 12, 15, 16, 17A, and

Art Unit: 2674

17C, each charge storage device (C1-C4) receiving a pulse from a previous line (GL) prior to activation of the associated switching device (Tr1-Tr4) (paragraphs [0196], [0197], [0213], and [0214]). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the each charge storage device receiving a pulse from a previous line prior to activation of the associated switching device as taught by Senda in the system of Brown Elliott in order to prevent leakage current occur through the source and drain of the transistors and eliminate the image artifacts present.

Regarding claims 2 and 3, the combination of Brown Elliott and Senda teaches the switch further comprises a thin film transistor (TFT) (paragraph [0150] of Senda).

Regarding claims 4 and 5, the combination of Brown Elliott and Senda teaches the charge storage device comprises a thin film capacitor (paragraph [0150] of Senda).

Regarding claim 6, Brown Elliott further teaches the first color appears substantially red, the second color appears substantially green and the third color appears substantially blue (paragraphs [0040], [0041], and [0044]-[0045]).

Regarding claim 7, the combination of Brown Elliott and Senda teaches the each charge storage device (16) is fully charged prior to activation of the associated switching device (15) (paragraphs [0196], [0197], [0213], and [0214] of Senda).

Regarding claim 8, the combination of Brown Elliott and Senda teaches the pixel display circuit is coupled to a computing device (paragraphs [0033] and [0283] of Senda).

Regarding claims 9 and 10, the combination of Brown Elliott and Senda teaches the pixel display circuit is coupled to a video signal and a television signal (paragraphs [0033] and [0283] of Senda).

Art Unit: 2674

Regarding claims 11 and 12, Brown Elliott further teaches the pixel display circuit is coupled to a thin film emissive display device and to a LCD display device (paragraph [0065]).

Regarding claims 14, 18, 21, 31, and 40, the combination of Brown Elliott and Senda teaches the first control signal (GL) causes a voltage to be applied to one electrode of the capacitor (C1-C4) (paragraphs [0196], [0197], [0213], and [0214] of Senda).

Regarding claims 15, 22, 32, and 41, the combination of Brown Elliott and Senda teaches the second control signal (GL) causes the switch (Tr1-Tr4) to change an optical output associated with the sub-pixel element (M1-M4) (paragraphs [0196], [0197], [0213], and [0214] of Senda).

Regarding claims 16, 23, 24, 33, and 42, Brown Elliott further teaches the plurality of pixels (22, 24, and 26) form an array and wherein each pixel (24) of the array is coupled to a gate line (50) and a data line (40) such that control signals are transmitted to each switch (52) via the gate line (50), and wherein the capacitor (i.e., hold capacitor circuit) is coupled to a gate line (50) associated with another pixel (26) (paragraphs [0040], [0041], and [0044]-[0045]).

Regarding claims 25 and 34, referring to Figs. 3-6, 11A and 11B, Brown Elliott teaches an LCD pixel display having a plurality of pixels (21), each of the pixels (21) of the plurality of pixel having a plurality of sub pixel elements (22, 24, and 26) (paragraphs [0040], [0041], and [0044]-[0045]).

Brown Elliott differs from claims 25 and 34 in that he does not specifically teach the LCD display being controlled substantially according to a clock signal, comprising the steps of: charging a capacitor with a first control signal during a first clock period, the first clock period occurring substantially immediately before a second clock period; activating a transistor with a second control signal during the second clock period, the transistor being electrically coupled to

Art Unit: 2674

the capacitor, and the transistor being coupled to at least one of the plurality of sub pixel elements, the transistor coupling a data signal in the second clock cycle to at least one optical output associated with the at least one of the plurality of sub pixel elements, transmitting an optical signal from the at least one optical output at least partially in response to the data signal. However, Senda teaches the LCD display (10) being controlled substantially according to a clock signal, comprising the steps of: charging a capacitor (C1) with a first control signal (GL) during a first clock period, the first clock period occurring substantially immediately before a second clock period; activating a transistor (Tr1) with a second control signal (GL) during the second clock period, the transistor (Tr1) being electrically coupled to the capacitor (C1), and the transistor (Tr1) being coupled to at least one of the plurality of sub pixel elements (M1), the transistor (Tr1) coupling a data signal (SL) in the second clock cycle to at least one optical output associated with the at least one of the plurality of sub pixel elements (M1-M4), transmitting an optical signal from the at least one optical output at least partially in response to the data signal (SL) (paragraphs [0149], [0150], [0196], [0197], [0213], and [0214]). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the LCD display being controlled substantially according to a clock signal, comprising the steps of: charging a capacitor with a first control signal during a first clock period, the first clock period occurring substantially immediately before a second clock period; activating a transistor with a second control signal during the second clock period, the transistor being electrically coupled to the capacitor, and the transistor being coupled to at least one of the plurality of sub pixel elements, the transistor coupling a data signal in the second clock cycle to at least one optical output associated with the at least one of the plurality of sub pixel elements,

Art Unit: 2674

transmitting an optical signal from the at least one optical output at least partially in response to the data signal as taught by Senda in the system of Brown Elliott in order to prevent leakage current occur through the source and drain of the transistors and eliminate the image artifacts present.

Regarding claims 26 and 35, the combination of Brown Elliott and Senda teaches the first control signal (GL) causes a voltage to be applied across the capacitor (C1) (paragraphs [0196], [0197], [0213], and [0214] of Senda).

Regarding claims 27 and 36, the combination of Brown Elliott and Senda teaches the second control signal (GL) causes the transistor (Tr1) to create a potentially visible optical output associated with one sub pixel element (M1) of the plurality of sub pixel elements (M1-M4) (paragraphs [0196], [0197], [0213], and [0214] of Senda).

Regarding claims 28 and 37, the combination of Brown Elliott and Senda teaches the plurality of pixels form an array and wherein each pixel (M1) of the array is coupled to a first gate line (GL), a second gate line (GL) and a data line (SL), such that the first control signal is received from the first control line (GL) coupled to the capacitor (C1), the second control signal is received from the second control line (GL) coupled to the transistor (Tr1), and the data signal is received from the data line (SL) coupled to the transistor (Tr1) (paragraphs [0196], [0197], [0213], and [0214] of Senda).

Regarding claims 29 and 38, Brown Elliott further teaches each pixel (21) of the plurality of pixels further comprises a plurality of at least five subpixels with an associated paired gate line (50), wherein each sub pixel (22) further comprises a sample and hold circuit (paragraph [0045]).

Art Unit: 2674

4. The prior art made of record and not relied upon is considered to pertinent applicant's disclosure.

Brown Elliott (Pub. No.: US 2004/0046714) teaches color flat panel display sub-pixel arrangements and layout.

***Response to Arguments***

5. Applicants' arguments filed 04/26/2004, have been fully considered but they are not persuasive because as follows:

In response to Applicants' argument filed "Applicant does not believe that the disclosures of Brown Elliott, Senda, or the combination thereof render the claimed invention obvious".

However, the Applicant does not show how and why the combination of Brown Elliott and Senda is not appropriate. Brown Elliott teaches a pixel display circuit (20) comprising: a pixel matrix (21), the pixel matrix (21) having a first pixel (24) component corresponding to a first color (R), a second pixel (26) component corresponding to a second color (G), a third pixel (22) component corresponding to a third color (B), a fourth pixel (24) component corresponding to the first color (R), and a fifth pixel (26) component corresponding to the second color (G), each of the pixel components being coupled to a charge storage device (i.e., sample/hold capacitor) and an associated switching device (i.e., transistor) to control activation of each selection of the pixel components (Figs. 3-6, 11A and 11B, paragraphs [0040], [0041], and [0044]-[0045]).

Brown Elliott does not specifically teach each charge storage device receiving a pulse from a previous line prior to activation of the associated switching device. However, referring to Fig. 1, 12, 15, 16, 17A, and 17C, Senda teaches Senda teaches a pixel matrix having plurality of sub-pixels, each sub-pixel being coupled to a charge storage device and an associated switching



Art Unit: 2674

device to control activation of each sub-pixel, each charge storage device (C1-C4) receiving a pulse from a previous line (GL) prior to activation of the associated switching device (Tr1-Tr4) (paragraphs [0196], [0197], [0213], and [0214]). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the each charge storage device receiving a pulse from a previous line prior to activation of the associated switching device as taught by Senda in the system of Brown Elliott in order to prevent leakage current occur through the source and drain of the transistors and eliminate the image artifacts present. Examiner believes that the combination of Brown Elliott and Senda is appropriate. Applicant also argued "Brown Elliott is not properly prior art to the present application". Brown Elliott to have a filing date on October 22, 2002 and continuation-in-part of application No. 10/024,326 filed on December 14, 2001. The present application was filed on January 15, 2002. Accordingly, Brown Elliott is prior art to the application.

Therefore it is believed that the claims 1-42 are still met by Brown Elliott and Senda and the rejection is still maintained.

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

Art Unit: 2674

however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Jennifer T. Nguyen** whose telephone number is **703-305-3225**. The examiner can normally be reached on Mon-Fri from 9:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, **Richard A Hjerpe** can be reach at **703-305-4709**.

**Any response to this action should be mailed to:**

Commissioner of Patents and Trademarks

Washington, DC. 20231

**Or faxed to: 703-872-9306 (for Technology Center 2600 only)**

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, sixth-floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is 703-306-0377.

JNguyen  
06/16/2004

  
**REGINA LIANG**  
**PRIMARY EXAMINER**